

EL465780142US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Memory Circuitry and Method Of Forming
Memory Circuitry**

* * * * *

INVENTOR

Belford T. Coursey

ATTORNEY'S DOCKET NO. MI22-1461

EL 465686178

Memory Circuitry and Method Of Forming Memory Circuitry

TECHNICAL FIELD

This invention relates to memory circuitry and to methods of forming memory circuitry.

BACKGROUND OF THE INVENTION

Memory circuitry in semiconductor fabrication is formed to include an array area where individual memory cells are typically fabricated in a dense repeating pattern, and a peripheral area where peripheral circuitry which is operatively configured to write to and read from the memory array is fabricated. Peripheral circuitry and array circuitry are typically largely fabricated at the same time. Further the memory cell capacitors within the memory array are commonly fabricated to be vertically elongated, sometimes in the shape of cups or containers, in order to maximize the available surface area for individual capacitors for storage capacitance. The electronic components or devices of the peripheral circuitry are not typically as vertically elongated, thereby creating topography problems in the fabrication due to portions of the memory array circuitry being fabricated significantly elevationally higher than portions of the peripheral circuitry.

The invention was principally motivated in addressing or overcoming problems associated with this issue, and in the fabrication

1 of capacitor-over-bit line dynamic random access memory circuitry.
2 However, the invention is in no way so limited, and is applicable
3 without limitation to these problems or objectives, with the invention
4 only being limited by the accompanying claims appropriately interpreted
5 in accordance with the doctrine of equivalents.
6
7

8 SUMMARY

9 The invention comprises memory circuitry and methods of forming
10 memory circuitry. In but one implementation, a method of forming
11 memory circuitry having a memory array having a plurality of memory
12 capacitors and having peripheral memory circuitry operatively configured
13 to write to and read from the memory array, includes forming a
14 dielectric well forming layer over a semiconductor substrate. A portion
15 of the well forming layer is removed effective to form at least one well
16 within the well forming layer. An array of memory cell capacitors is
17 formed within the well. The peripheral memory circuitry is formed
18 laterally outward of the well forming layer memory array well.

19 In one implementation, a dielectric well forming layer is formed
20 over a semiconductor substrate. A portion of the well forming layer
21 is removed effective to form at least one well within the well forming
22 layer. A capacitor storage node forming layer is formed within the
23 well. An array of capacitor storage node openings is formed within the
24 capacitor storage node forming layer within the well. Capacitor storage

1 node electrodes are formed within the capacitor storage node forming
2 layer openings. After forming the capacitor storage node electrodes, at
3 least some of the capacitor storage node forming layer is removed from
4 within the well. Peripheral memory circuitry is formed laterally outward
5 of the well.

6 In one implementation, memory circuitry includes a semiconductor
7 substrate. A plurality of word lines is received over the semiconductor
8 substrate. An insulative layer is received over the word lines and the
9 substrate. The insulative layer has at least one well formed therein.
10 The well has a base received over the word lines. The well
11 peripherally defines an outline of a memory array area. Area
12 peripheral to the well includes memory peripheral circuitry area. A
13 plurality of memory cell storage capacitors is received within the well
14 over the word lines. Peripheral circuitry is received within the
15 peripheral circuitry area and is operatively configured to write to and
16 read from the memory array.

17 Other implementations are contemplated.
18
19

20 BRIEF DESCRIPTION OF THE DRAWINGS

21 Preferred embodiments of the invention are described below with
22 reference to the following accompanying drawings.
23
24

1 Fig. 1 is a diagrammatic sectional view of a semiconductor wafer
2 fragment at one processing step in accordance with an aspect of the
3 invention.

4 Fig. 2 is a diagrammatic sectional view of the Fig. 1
5 semiconductor wafer fragment at the one processing step of Fig. 1 but
6 taken through a different section of the wafer fragment.

7 Fig. 3 is a view of the Fig. 1 wafer fragment at a processing
8 step subsequent to that depicted by Fig. 1.

9 Fig. 4 is a top plan view of the Fig. 3 wafer fragment.

10 Fig. 5 is a view of the Fig. 3 wafer fragment at a processing
11 step subsequent to that depicted by Fig. 3.

12 Fig. 6 is a view of the Fig. 5 wafer fragment at a processing
13 step subsequent to that depicted by Fig. 5.

14 Fig. 7 is a view of the Fig. 6 wafer fragment at a processing
15 step subsequent to that depicted by Fig. 6.

16 Fig. 8 is a view of the Fig. 7 wafer fragment at a processing
17 step subsequent to that depicted by Fig. 7.

18 Fig. 9 is a view of the Fig. 8 wafer fragment at a processing
19 step subsequent to that depicted by Fig. 8.

20 Fig. 10 is a view of the Fig. 9 wafer fragment at a processing
21 step subsequent to that depicted by Fig. 9.

22 Fig. 11 is a view of the Fig. 10 wafer fragment at a processing
23 step subsequent to that depicted by Fig. 10.
24

1 Fig. 12 is a view of the Fig. 11 wafer fragment at a processing
2 step subsequent to that depicted by Fig. 11.

3 Fig. 13 is a view of the Fig. 12 wafer fragment at a processing
4 step subsequent to that depicted by Fig. 12.

5 6 7 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

8 This disclosure of the invention is submitted in furtherance of the
9 constitutional purposes of the U.S. Patent Laws "to promote the
10 progress of science and useful arts" (Article 1, Section 8).

11 Referring initially to Figs. 1 and 2, a semiconductor substrate in
12 the form of a wafer fragment is indicated generally with reference
13 numeral 10. In the context of this document, the term "semiconductor
14 substrate" or "semiconductive substrate" is defined to mean any
15 construction comprising semiconductive material, including, but not limited
16 to, bulk semiconductive materials such as a semiconductive wafer (either
17 alone or in assemblies comprising other materials thereon), and
18 semiconductive material layers (either alone or in assemblies comprising
19 other materials). The term "substrate" refers to any supporting
20 structure, including, but not limited to, the semiconductive substrates
21 described above. Further in the context of this document, the term
22 "layer" encompasses both the singular and the plural.

23 In only a preferred embodiment, dynamic random access memory
24 circuitry is fabricated and described. Semiconductor wafer fragment 10

1 comprises a bulk monocrystalline substrate 12 having an array of word
2 lines 14 formed thereover. Such are shown as comprising a gate oxide
3 layer 16, an overlying conductively doped polysilicon layer 18, an
4 overlying silicide layer 20, and an insulative cap 22. Anisotropically
5 etched insulative sidewall spacers 23 are received about word lines 14.
6 Capacitor storage node plugs 24 are received between the illustrated
7 word lines; and constitute exemplary storage node contact locations as
8 will be apparent from the continuing discussion. An array of digit
9 lines 26 (Fig. 2) is formed over word lines 14. An insulative layer 29
10 is received between digit lines 26 and substrate 12, and exposes a digit
11 line contact location 28 between the middle two illustrated word lines.
12 An example material for layer 29 is undoped SiO_2 deposited by
13 decomposition of tetraethylorthosilicate. An exemplary thickness is from
14 about 300 Angstroms to about 500 Angstroms. Suitable source/drain
15 constructions (not shown) would be provided relative to substrate 12 as
16 is conventional, or as might be developed in later generation
17 technologies.

18 A dielectric well forming layer 30 is formed over semiconductor
19 substrate 12 over word lines 14 and bit lines 26. An example
20 preferred material includes doped silicon dioxide, such as
21 borophosphosilicate glass (BPSG) deposited to an exemplary thickness
22 range of from about 10,000 Angstroms to about 30,000 Angstroms, and
23 is preferably composed to consist essentially of a doped silicon dioxide.
24 Preferably, as shown, such comprises an outer planar surface 32.

Referring to Figs. 3 and 4, a portion of dielectric/insulative well forming layer 30 is removed to form at least one well 34 within well forming layer 30. Such patterning and removal most preferably occurs by photolithography whereby the area outside of well portion 34 is masked with photoresist, and a timed etch is preferably then conducted of layer 30 using a chemistry substantially selective to not remove the photoresist to form the illustrated well 34. Well 34 includes a periphery 35, which peripherally defines an outline of a memory array area and an area 36 peripheral and laterally outward of well 34 which comprises memory peripheral circuitry area. Well 34 also includes a base 38 which, in the preferred illustrated embodiment, is substantially planar. The etch to produce the illustrated well 34 is preferably timed to provide a lowestmost portion 38 thereof which is received above word line caps 22 by at least 2000 Angstroms. Further, lowestmost portion 38 is preferably received above outermost tops of digit lines 26 by at least 1000 Angstroms and preferably less than 4000 Angstroms. A more preferred distance between base 38 and the outermost tops of the digit lines is from about 2500 Angstroms to about 3500 Angstroms, with 3000 Angstroms being a specific preferred distance.

Referring to Fig. 5, an etch stop layer 39 (preferably dielectric) is preferably deposited over well forming layer 30 outward of and to within well 34 to less than completely fill well 34. An exemplary and preferred material for layer 39 is silicon nitride, with an exemplary

1 preferred deposition thickness being from about 40 Angstroms to about
2 125 Angstroms, with from about 50 Angstroms to 70 Angstroms being
3 more preferred. Such provides an insulative layer 39/30 outermost
4 surface 40 which, in the illustrated and preferred embodiment, is
5 substantially planar laterally outside of well 34.

6 Referring to Fig. 6, a storage node forming layer 42 is formed
7 over etch stop layer 39 laterally outward of and to within well 34 to
8 overfill well 34. Layer 42 preferably comprises a dielectric material,
9 with BPSG being but one example. In the depicted embodiment,
10 storage node forming layer 42 is initially formed to be substantially non-
11 planar.

12 Referring to Fig. 7, storage node forming layer 42 is planarized.
13 Preferably, the planarization is such to be effective to leave etch stop
14 layer 39 covered by storage node forming layer 42 of a thickness of at
15 least about 1,000 Angstroms outside of well 34. Planarization might
16 occur by resist-etch back, chemical-mechanical polishing, or any other
17 existing or yet-to-be-developed planarizing technique.

18 Referring to Fig. 8, an array of capacitor storage node
19 openings 44 is formed through storage node forming layer 42, through
20 etch stop layer 39, and into well forming layer 30 through well base 38
21 within well 34. Storage node openings 44 are formed over storage
22 node contact locations/plugs 24.

23 Referring to Fig. 9, a capacitor storage node layer 46 (preferably
24 hemispherical grain polysilicon, HSG) is formed preferably by chemical

1 vapor depositing over storage node forming layer 42 to within capacitor
2 storage node openings 44 to less than completely fill such openings.

3 Referring to Fig. 10, capacitor storage node layer material 46 has
4 been removed outwardly of storage node forming layer 42 effective to
5 form an array of storage node capacitor electrodes 47 in electrical
6 connection with storage node contact locations/plugs 24. In the
7 illustrated and preferred embodiment, storage node capacitor
8 electrodes 47 comprise a portion which has a container shape, with the
9 portion being formed to be partially received within well forming
10 layer 30 through the base openings within well 34. Non-container
11 capacitor electrode constructions are also of course contemplated.
12 Removal can occur by any of a number of techniques, with chemical-
13 mechanical polishing being preferred. Capacitor storage node
14 containers 47 have topmost surfaces 48 which, in the preferred
15 embodiment, are received elevationally proximate outermost surface 40
16 of insulative layer 39/30. In the context of this document, "elevationally
17 proximate" means elevationally within 50 Angstroms. In the illustrated
18 and preferred embodiment, topmost surfaces 48 are received elevationally
19 above substantially planar outermost surface 40 by less than 50
20 Angstroms. In preferred embodiments, exactly elevationally coincident
21 or elevationally below are also contemplated, although not as preferred
22 as that depicted in the drawings.

23 Referring to Fig. 11, at least some of capacitor storage node
24 forming layer 42 is removed from within well 34. Preferably, such

1 removal occurs by chemical etching using a chemistry which is
2 substantially selective to remove capacitor storage node forming layer 42
3 relative to etch stop layer 39, and as well exposes lateral outer
4 container surface area 49 of capacitor containers 47. As illustrated and
5 preferred, substantially all of capacitor storage node forming layer 42
6 is shown as having been etched from the substrate using dielectric etch
7 stop layer 39 as an etch stop. Where layer 42 comprises BPSG and
8 layer 39 comprises silicon nitride, an exemplary chemistry is dilute HF
9 at a 10:1 volume ratio.

10 Referring to Fig. 12, a capacitor dielectric layer 50 and a
11 capacitor cell electrode layer 52 are formed over capacitor storage node
12 containers 47, including outer surface area 49.

13 Such provides but one example of forming an array of memory
14 cell capacitors within well 34 over word lines 14 and digit lines 26.
15 Peripheral circuitry 55 is formed within peripheral circuit area 36 and
16 is operatively designed and configured to write to and read from the
17 memory array, as is conventional or as yet-to-be-developed. Exemplary
18 existing peripheral dynamic random access memory circuitry includes
19 sense amplifier elements, equilibration and bias circuits, isolation devices,
20 input/output transistors, etc. Exemplary devices 55 are shown only
21 diagrammatically, as the peripheral circuitry placement, not the actual
22 circuitry itself, is only what is germane to aspects of this invention.
23
24

1 Referring to Fig. 13, a planarized dielectric layer 56 and
2 exemplary metal line/wiring components 58 are shown as being
3 fabricated.

4 The illustrated exemplary embodiment, by way of example only
5 and in no way by way of limitation, effectively elevationally recesses the
6 memory array and thereby the vertically elongated memory array
7 capacitors compared to the memory peripheral circuitry area. The outer
8 surface of insulative layer 39/30 thereby provides a base which is
9 preferably elevationally proximate or coincident with the tops of the
10 storage nodes of the memory cell capacitors upon or through which the
11 peripheral circuitry can be fabricated.

12 Further, the illustrated exemplary embodiment, by way of example
13 only and not by way of limitation, also facilitates prevention of an
14 existing processing problem known as oxidation punch-through. Punch-
15 through results from oxygen penetration into lower substrate areas during
16 wafer fabrication and undesired oxidation of underlying conductive
17 components. Prior art capacitor fabrication methods have typically
18 contended with punch-through by the silicon nitride barrier function of
19 the capacitor dielectric material which typically comprises at least part
20 of the capacitor dielectric layer. The nitride serves as a barrier to
21 oxygen diffusion in subsequent steps which can undesirably form
22 insulative oxides on circuitry material. Yet existing designs continue to
23 push the effective thickness of the capacitor dielectric silicon nitride
24 layer ever thinner such that suitable nucleation all over the wafer and

1 barrier properties typically will not occur. In the illustrated preferred
2 embodiment, etch stop layer 39 is ideally fabricated of a diffusion
3 barrier material, such as silicon nitride, and can be deposited to a
4 suitable thickness (i.e., at least 50 Angstroms) to desirably form both
5 an etch stop barrier layer function and an oxygen diffusion barrier layer
6 during circuitry fabrication.

7 In compliance with the statute, the invention has been described
8 in language more or less specific as to structural and methodical
9 features. It is to be understood, however, that the invention is not
10 limited to the specific features shown and described, since the means
11 herein disclosed comprise preferred forms of putting the invention into
12 effect. The invention is, therefore, claimed in any of its forms or
13 modifications within the proper scope of the appended claims
14 appropriately interpreted in accordance with the doctrine of equivalents.
15
16
17
18
19
20
21
22
23
24